Part Number Hot Search : 
PCF8813 3N100 IRHNA81 HES22 AGRF600 D8STTD R5010810 74HC25
Product Description
Full Text Search
 

To Download ZM738G-65506A-B2 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  zm 7300g series digital power m a nager preliminary data sheet m e mbe r of the family applications ? low voltage, high density systems utilizi ng z-on e tm digital intermedi ate bus archite c ture s ? broad ban d, networkin g, op tical, and wireless comm uni cat i ons sy st em s ? industri a l co mputing, se rv ers, an d sto r a ge appli c ation s benefits ? eliminates th e need for ext e rnal p o wer manag eme n t comp one nts ? comm uni cat e s with the h o st syste m via the indu stry stan dard i 2 c com m unication b u s ? red u c e s b o a r d sp ac e, sy s t em co st , co mplex i t y , and time to market features ? ro hs com p li ant f o r all six sub s t a n c e s ? comp atible with both lead-f r ee an d stan d a rd reflow p r oc es se s ? program s, co ntrols, an d m anag es u p to 32 indep ende nt z-serie s pol converte rs via an indu stry stand ard i 2 c interface (b oth 100 khz an d 400 khz) ? jtag ieee 1149.1 compli ant program m ing interface ? controls a nd monitors ind u s try stan dard power sup p lie s and other pe rip h e r al devices (fans, etc) ? program s out put voltage, protectio n s, op timal voltage positio ning, turn -on a nd tu rn-off delays and sl ew rates, swit chi ng frequ en cy, interleave (p hase shift), and feed ba ck loop com pen sation of the z-on e tm pol conve r ters ? user frie ndly gui interfa c e for prog ram m ing, monitori ng, a nd perfo rma n c e sim u lation ? four in dep en dent ok lines for flexible fault manag eme n t and fast fault prop agatio n ? four inte rrupt inputs with p r og ramm able hot swa p support capabilities ? intermedi ate bus voltag e monitori ng an d prote c tion ? ac fail input ? non-volatile memory to st ore sy stem configuration informatio n a nd statu s dat a ? 1 kbyte of user acce ssible non-vol a tile memory ? control of ind u stry sta nda rd dc-dc fro n t ends ? cro w b a r o u tp ut to trigger the option a l crowb a r prote c tion ? run-time counter ? hardware an d softwa r e lo c k s for data protec tion ? small footprin t semicondu ctor indu stry st anda rd qfn64 pa ckage: 9x9mm ? wide in du stri al operat ing tempe r ature range description the z m 73 00 is a fully p r og ramma ble dig i tal po wer ma nage r that uti lize s the ind u s try-stand ard i 2 c comm uni cat i o n bus inte rface to control, manag e, p r o g ram an d m onito r up to 32 z - seri es pol conve r ters a nd 4 in depe nden t power devi c e s . the zm73 00 com p letel y eliminates the nee d for e x ternal co mp onent s for po wer m ana ge ment and prog ram m ing and m onito ring of the z-one tm pol converte rs an d othe r ind u st ry stand ard power and p e riph eral device s . parameters of th e zm73 00 a r e pro g ramma ble via the i 2 c bu s a nd ca n be cha nged by a user at any time durin g produ ct developmen t and deploy ment. rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 1 of 32
zm 7300g series digital power m a nager preliminary data sheet 1 selection chart ty pe numbe r of z- one tm pols and a u xiliary dev i ces that c a n be c ontro lle d ac t i ve a d dr es se s number of groups number of inte rrupts number of parallel bu ses number of a u xiliary de v i c es z m 7304g 4 00?0 3 2 2 2 4 z m 7308g 8 00?0 7 2 2 4 4 z m 7316g 16 00?1 5 3 3 4 4 z m 7332g 32 00?3 1 4 4 8 4 2 ordering information z m 7 3 x x g ? yyy y y y ? z z produc t famil y : z - one po w e r mana geme n t devices series: digita l po w e r mana ger numbe r of z- one tm pols and a u xiliary d e v i ces: 04 ? 4 d e vices 08 ? 8 d e vices 16 ? 16 devic e s 32 ? 32 devic e s ro hs co mp lian ce: g - rohs compli ant for al l six substanc es 5 - d i g i t identifier assig ned b y po w e r-one for each uni que config uratio n file 4) optio n al: letter ide n tif y ing config uratio n file revision level 1) pa c k a g ing o p tion 2) : b1 ? 50 pcs t u be b2 ? 10 pcs t u be t1 ? 500pcs t & r t2 ? 100pcs t & r q1 ? 1pc samp le for eval uatio n on l y ______ ____ ____ __ ______ ____ ____ __ ______ 1 revision level i dentifier is optional and in cluded for convenience of users. it is us ers? responsibilit y to o r der a ppro p riate r e vision level. if no revision level ide n tifier is added t o the pa rt nu mbe r , the dpm w ill b e prog rammed with the latest revi sion of the config uration file stor ed in the power- one?s dat abase. 2 packaging option is used only f o r orde ring and n o t in cluded in the part numbe r prin ted on the dpm l abel. 3 the evaluation board is available in onl y one con f iguration: zm73 00-kit - hks 4 jtag- p rog r am mable dpms have preassigned 5- digit identifie rs: zm7304g-6550 5, zm7308 g-6 5506 , zm7316 g-6 550 7, zm7332 g- 655 08 example: z m 7316 g-123 45a-t1 : a 500-pie c e re el of 1 6 -n od e dpm s wi th prel oad ed configuration f ile cod e 1234 5, revisi on a. each dpm is lab e l ed zm73 16g -123 45a . re fer to figure 1 for label ma rkin g inform ation. figure 1. la bel dra w ing 3 reference document s ? zy7xxx point of load regulator. data sheet ? zm730 0 digit a l powe r man ager. prog ra mming man u a l ? grap hical user interfa c e, revisi on 6.0. 0 or later ? programmin g zm7300 dpms via jtag interface. applicatio n note rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 2 of 32
zm 7300g series digital power m a nager preliminary data sheet 4 absolute maximum ratings stresse s bey ond tho s e li sted may cause perm ane nt damag e to th e dpm. exposu r e to a b solute maximu m ratin g con d ition s for extende d p e riod s may affect device reliab ility. functio nal o peratio n of the dpm at absolute maximum rat i ngs or condi tions beyond t hose in dica ted in th e o peratio nal se ct ion s of thi s sp ecifi c ation is no t implied. para mete r condit i ons/description min max units ambie n t t e mp erature r a n g e -40 85 c storage t e mperature (t s) -55 150 c junctio n t e mperature (t j ) 125 c input volta ge vdd pi n -0.3 3.6 vdc input volta ge an y pin oth e r than vd d -0.5 vdd+ 0.5 vdc pin curr ent dc 40 ma 5 mechanical specifications para mete r condit i ons/description min nom max units peak refl o w t e mper ature 40 sec ma xim u m duratio n 260 c lea d plati ng 100% matte tin moisture se nsi t ivit y l e vel jedec j-st d-020 c 3 6 reliabilit y specifications para mete r condit i ons/description min nom max units failure r a te demo nstrated at 55 c, 60% c onfid enc e leve l 2.26 fi t non-v o lati le m e mor y e n d u ra nce -40c to 85 c ambi ent 10,00 0 rea d - write c y cles rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 3 of 32
zm 7300g series digital power m a nager preliminary data sheet 7 electrical specifications specifications apply at v d d from 3v to 3.6v, am bient temperature f r om -40c to 85c, and utilizi ng proper decouplin g a s sh own in figure 3 u n le ss otherwi se n o t ed. 7.1 pow e r spe c ifications para mete r condit i ons/description min nom max units input sup p l y v o ltag e vdd pi n 3.0 3.6 vdc und e rvolta ge l o ckout hard w a re res e t is triggered b e lo w th is threshold 2.3 2.5 2.7 vdc input sup p l y c u rrent vdd pi n= 3.3v 12 20 ma vref voltage aref pin 2.3 2.56 2.7 vdc ibvs input volt age ra ng e gnd vref vdc ibvs input resi stance 100 m ? 7.2 feature specifications para mete r condit i ons/description min nom max units in termed i ate vo ltag e bu s pro t ectio n s overvoltag e protection t h reshold w i th exter nal 5 . 7 times divid e r ibv 14.6 v und e rvolta ge protection t h reshold w i th exter nal 5 . 7 times divid e r 0 ibv v t h reshold h y st eresis w i th exter nal 5 . 7 times divid e r . s y mmetric al re lative to aver ag e threshold value 11 4 mv accurac y of protection t h resholds internal vo ltag e referenc e, 1 % resistive divid e r -10 10 %v th internal ad c c onvers i on erro r w i th exter nal 5 . 7 times divid e r -43 43 mv front en d e n a b le (fe_ en) v fe_en front end log i c level e n a b le d high v fe_en fro n t en d l o gi c l e ve l di sa bl ed lo w isrc source c u rrent , v fe_en =v dd -0. 5 v 5 ma isink sink curr ent, v fe_en =0 .5 v 5 ma cro w bar (cb) v cb c r o w ba r en ab le high v cb cro w b a r dis ab le lo w isrc source c u rrent , v cb =v dd -0.5v 5 ma isink sink curr ent, v cb =0 .5 v 5 ma t cb durati on of en abli ng pu lse 1 ms rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 4 of 32
zm 7300g series digital power m a nager preliminary data sheet 7.3 signal specifications para mete r condit i ons/description min nom max units sync/d a t a l i ne sdpu sd pul l up resi stor 5 k ? sdthrl sd inp u t lo w v o ltag e thresh ol d 0.31vdd 0.52vdd v sdthrh sd inp u t hig h voltag e thresh ol d 0.45vdd 0.81vdd v sdhy s sd i n pu t hy stere s i s 0.37 1.1 v sdsink sd sink cap abi lit y (v sd =0 .5 v) 30 ma f r eq_sd clock freq uenc y 450 550 khz t s y nq s y nc puls e dur ation 22 28 % of clock cy c l e t0 data=0 pulse duration 72 78 % of clock cy c l e interrupt in pu ts (int_n[3:0] ) rpu 3 pull up resistor 30 k ? vthrl3 input lo w vo lta ge thresh ol d 0.31vdd 0.52vdd v vthrh3 input hig h volta ge thresh ol d 0.45vdd 0.81vdd v vhy s 3 input h y steresi s 0.37 1.1 v a ddr[3 :0 ], a c f a il_ n , res_ n, lck_ n, pg[3 :0 ] input s rpu 1 pull up resistor 20 50 k ? vthrl1 input lo w vo lta ge -0.5 0.2vdd v vthrh1 input hig h volta ge 0.7vdd vdd+ 0.5 v hres_ n input rpu 2 hres_n pul l u p resistor 30 60 k ? vthrl2 hres_n i n p u t lo w volt age -0.5 0.2vdd v vthrh2 hres_n i n p u t hig h volta ge 0.9vdd vdd+ 0.5 v inpu ts/out put s (ok_ a , ok_b, ok_c, ok_d) okpu ok pull up res i stor 5 k ? okthrl ok input lo w v o ltag e thresh ol d 0.31vdd 0.52vdd v okthrh ok input hig h voltag e thresh old 0.45vdd 0.81vdd v okhy s ok input h y ste r esis 0.37 1.1 v oksink ok sink capab i lit y (v ok =0 .5 v) 30 ma en ab le ou tp uts (en[3:0]) v en en log i c leve l ena ble d high v en en logic level disabled lo w enpu en pul l up resi stor 30 k ? ensink en sink current, v en =0 .5 v 5 ma rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 5 of 32
zm 7300g series digital power m a nager preliminary data sheet 7.4 i 2 c interface para mete r condit i ons/description min nom max units vil input lo w vo lta ge -0.5 0.3vdd v vih input hig h volta ge 0.7vdd vdd+ 0.5 v vhy s input h y steresi s 0.05vdd v vol output lo w volt age, i sin k =3 ma 0 0.4 v t r rise time for s d a and sc l 20+ 0.1c b 1 300 ns t of output fall time from vihmin to vilmax 20+ 0.1c b 1 250 ns ii input current each i/o pin, 0.1v dd zm 7300g series digital power m a nager preliminary data sheet 8 t y pical application figure 3. t y p i c a l a p pli cati on s c hema tic of mu l t iple ou tp ut s y s t em w i th digital po w e r manager and i 2 c in terfac e the sch e mat i c of a typica l application of a zm730 0 digi tal po we r man age r (dpm) i s sho w n in fi gure 3. the system in clu d e s fou r group s of z-one p o int of load conve r ters (p ols). a gro u p is defin ed a s on e or m o re pol conve r ters i n terco nne cted via ok pin s . gro upin g of the pol s e nabl es u s ers to p r og ram advan ce d fault manag eme n t scheme s an d define margi n ing fun c tion s, moni tori ng, startup b eha vior, and re po rting co nventi ons. all z-on e po l co nverte rs are co nne cte d to the dpm and to ea ch o t her via a si n g le-wire syn c hroni zatio n /d ata (sd) line. t he li n e p r ovide s synchroni zatio n of all pol co nverte rs t o the ma ster clo c k g ene rated by t he dpm a n d simultan eou sl y ca rrie s bidirection a l d a ta transfe r between p o l con v erters a nd th e dpm. th e dpm comm u n icate s via the i 2 c bus with the ho st system and/ or the graphi cal use r interface. in this appli c ation, besi d e s z-one pol conve r ters, the dp m al so controls a n d monitors two auxiliary dev ice s ? a voltage reg u lation mo dul e (vrm ) a n d a lo w drop out re gulato r (l do ). while the s e d e v ices are not z-on e compli ant an d may not even b e m a nufactu red b y powe r- on e, they a r e integ r ated i n to the sy stem by comm uni cati ng with the dpm via their enable pin s con n e c ted to enx outputs of the dpm. in addition, the dpm monitors stat us of the auxi liary devi c e s via its pgx i n puts co nne ct ed to po we r good an d error fl ag outpu ts of the auxiliary devi c e s . the dp m can control and monito r four o r more indep ende nt a u xiliary devices. the dpm ca n also trigg e r an option a l crowba r ci rcuit and p r ovide unde rvoltage and ove r vo lta ge protectio n s of th e interme d iate bus voltag e. in addition, the dpm ca n b e c ont rolled b y a host syst em via the interrupt input s, res_n input, and the acfail inpu ts. rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 7 of 32
zm 7300g series digital power m a nager preliminary data sheet 9 description the zm 730 0 se rie s dp m s pe rfo r m tra n slatio n bet ween the i 2 c interface con necte d to a host system or the grap hical user inte rface and the sd comm uni cati on bu s co nn ected to z-serie s po l converte rs. i n additio n , dpms carry out prog ram m ing, monito ring, data sto r age, pol g r oup man age ment, hot-swap cont rol, protection, and control a nd monito ring of auxiliary device s . the dpm s can be controll ed via the g u i or di re ctly via the i 2 c bus by u s ing specifi c co mm and s de scrib ed in the ?dpm progra mming man u a l?. 9.1 dpm memo r y the dpm m e mory co nsi s ts of ram and non -vola t ile me mo ry (fla sh). t h e ram i s u s ed for p r og rammin g operation s a nd m anipul ation of the va ri ous blo c ks of co nfigu r ation , setup, st atu s , an d m onit o ring regi sters. th e non-vol a tile memory is u s ed to sto r e prog ram m ing and config u r ation data. the dpm m e mory incl ud es dp m regi sters, po l setup regi sters, monito ri ng data, and use r mem o ry as sho w n in figure 4. setup re giste r s for the d p m and the pol c o nver ter s ar e protec ted by crcs that are c h eck e d dur i ng progra mming of pol c o nver ters and at the po wer-u p of the dpm. the lck_ n pin a n d the write p r ote c tion re giste r wp limit the write acce ss to th e mem o ry bl ocks in the dpm and pol co nverte rs. the wp registe r co nte n t is defaul te d to write protect upo n po wering u p the dpm. figure 4. dpm memor y a nd w r ite prote c tio n 9.1.1 write pro t ec tion there a r e h a rd wa re-ba s e d and software - ba se d m e mory wr ite prote c tion s. the h a rdware prote c tio n take s pre c ed en ce o v er the software p r ote c tion . rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 8 of 32
zm 7300g series digital power m a nager preliminary data sheet 9.1.1.1 hard w a re pr otec tion the lck_ n p i n en able s th e ha rd wa re memory write protection. if the pi n i s p u l l ed lo w, the h a rd wa re l o ck is a c tive and the me m o ry blo c ks a r e then re ad -only. i 2 c wri t e comma nd s to the dpm return an e r ror code (0x0 0). the write comma nds to the pol co nverte rs bypa ssin g the dpm are also disable d . if the pin is left floating, the hard w a r e lo ck is di sabl ed and the softw are write protection i s activ e . 9.1.1.2 soft w a re pr otec tion the software write protect i on allo ws u s ers to p r ote c t t he variou s memory bl ocks from bein g overwritten throug h the i 2 c bus. at the power-up the wp re gi ster i s defa u lted to write prote c t. the softwa r e write p r ote c t i on can be d i sabl ed by checkin g app ropriate boxe s in the writ e prote c tion s windo w sho w n in fig u re 5 o r via the i 2 c bus b y writing dire ctly into the registe r . the write p r ote c tions a r e auto m atical l y resto r e d wh e n the dpm?s i nput po wer i s recy cled. figure 5. gui write protec tio n s wind o w 9.1.2 dpm re giste r s the dpm set up regi ste r s occupy 70 by tes and cont ain all ne ce ssary info rmati on to set up t he dpm fun c tionality, define pol conve r ters and auxili ary devi ce s, grou p me mbershi p an d beh avior, margi n ing, interrupt config uratio n s , etc. the dpm re gisters are li sted in tabl e 1. th e ta bl e relate s to the dpm model numb e r zm 733 2 capabl e of sup portin g u p to 32 pol converte rs. f o r oth e r dpm model s som e of the re gisters and/o r bits in th e regi sters are not a c tivated depe nding on the n u mbe r of su ppo rted pols/g rou p s/interrupt s/pa rallel b u ses for the spe c ific dpm . writing into a n un sup p o r te d re giste r o r bit will h a ve n o e ffect, readi ng fro m an u n su ppo rted registe r o r bit will return an error cod e (0x00). rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 9 of 32
zm 7300g series digital power m a nager preliminary data sheet table 1. dpm s e tup regi sters a d d r e ss offset 1 reg i ster nam e conte n t reg i ster ty pe use r a cces s wr ite pro t ect initial value 0x00 gd1[3:0] group defi nitio n reg i st er 1 static r/w yes 0x00 00 000 0 0x04 gd2[3:0] group defi nitio n reg i st er 2 static r/w yes 0x00 00 000 0 0x08 gac group a confi gurati o n s t a t i c r/w y e s 0 x 0 0 0x09 gbc group b confi gurati o n s t a t i c r/w y e s 0 x 0 0 0x0a gcc group c co nfi gurat i o n s t a t i c r/w y e s 0 x 0 0 0x0b gdc group d co nfi gurat i o n s t a t i c r/w y e s 0 x 0 0 0x0c f p c1 f ault propa gati on co nfig uratio n 1 static r/w yes 0x00 0x0d f p c2 f ault propa gati on co nfig uratio n 2 static r/w yes 0x00 0x0e epc error propa gati on co nfig uratio n s t a t i c r/w y e s 0 x 0 0 0x0f i c 1 interrupt confi gurat i on 1 static r/w yes 0x00 0 x 1 0 i c 2 interrupt confi gurat i on 2 static r/w yes 0x00 0x11 ibl[1:0] ibv lo w thr e sh o l d s t a t i c r/w y e s 0 x 0 0 0x13 ibh[1:0] ibv high thres hol d s t a t i c r/w y e s 0xf f 0x15 id[1:0] dpm customer identif i c a t i o n s t a t i c ot p n / a 0x f f f f 0x17 pb1[3:0] parall el bus r egister 1 static r/w yes 0x00 00 000 0 0x1b pb2[3:0] parall el bus r egister 2 static r/w yes 0x00 00 000 0 0x1f pb3[3:0] parall el bus r egister 3 static r/w yes 0x00 00 000 0 0x23 pb4[3:0] parall el bus r egister 4 static r/w yes 0x00 00 000 0 0x27 pmc po w e r ma nag e r config ur atio n s t a t i c r/w y e s 0 x 0 0 0 x 2 8 p i d [ 3 1 : 0 ] po l identificati on re gister s t a t i c r/w y e s 0 x 0 0 0x80 rt c[3:0] run t i me cou n ter run time r rea d onl y valu e at last sh ut-do w n 0 x 8 4 p p s [ 3 : 0 ] pol progr am ming status run time r (4x ) 0x00 0x88 est event status run time r 0x00 0 x 8 9 i b v [ 1 : 0 ] ib volt a g e r u n t i m e r 0 x 0 0 0x8b st a status of group a run time r 0x00 0x8c st b status of group b run time r 0x00 0x8d st c status of group c run time r 0x00 0x8e st d status of group d run time r 0x00 0x8f r e l [ 1 : 0 ] dpm soft w a r e rele a s e static r accordi ng to d p m type 0x91 pss[3:0] pol status su mmar y r u n t i m e r 0 x 0 0 0x95 dpms dpm status run time r 0x01 0x96 w p w r ite protectio n volati le r/w 0x00 ______ ____ ____ __ ______ ____ ____ __ ______ 1 writing into memor y locations b e y ond a ddress of fset 0x96 must b e avoided the static re gisters are saved in th e n on-volatile m e mory and u s ed to store the system co nfiguratio n d a ta. t h e run - time regi sters contai n status i n fo rm ation an d a r e evaluated du ring run - time. the write protectio n regi ster wp is a volatile re gister that def aul ts to write protec t at power-up. 9.1.3 pol setup register s since the pol conve r ters contai n onl y ram, the dat a defining perform an ce param eters for each pol an d auxiliary devi ce, such a s t he outp u t voltage, p r ote c tio n thre sh old s , feedba ck loo p co mpe n sation, turn -on a nd turn- off delays, fa ult mana gem ent settings, etc., is sto r e d in th e po l setu p regi st ers in the dpm. the p o l setup regi sters consist of 23 data bytes and 2 crc bytes. the auxiliary device setup registers occupy the same amount of bytes a s a pol conve r ter, b u t only 3 regi ster s h a ve m eanin g ful dat a. the othe r regi sters sh ould b e filled with 0x0 0 . the pol setup regi sters are li sted in table 2. rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 10 of 32
zm 7300g series digital power m a nager preliminary data sheet table 2. po l s e tup regi sters reg i ster a d d r e ss offset z-one pol au x d e vi c e conte n t 00h pc1_ x ec_ x protection c o n f igurati on 1 01h pc2_ x reserve d protection c o n f igurati on 2 02h pc3_ x reserve d protection c o n f igurati on 3 0 3 h t c _ x reserve d t r acking confi gurati o n 04h int _ x reserve d interleav e co nfigur ation a nd f r equ enc y se le ction 0 5 h d o n _ x e o n _ x t u r n - o n dela y 0 6 h d o f _ x eof _ x t u r n - o f f dela y 0 7 h v o s _ x reserve d out put voltag e set-point 08h cls_ x reserve d current l i mit set-poi nt 09h dcl_ x reserve d dut y c y c l e l i m i t 0ah b1_ x reserve d dig co ntrol l er den o min a tor z-1 coeffici ent 0bh b2_ x reserve d dig co ntrol l er den o min a tor z-2 coeffici ent 0ch b3_ x reserve d dig co ntrol l er den o min a tor z-3 coeffici ent 0 d h c 0 l _ x reserve d dig co ntrol l er numerat o r z0 coeffici ent lo w b y te 0eh c0h_ x reserve d dig co ntrol l er numerat o r z0 coeffici ent hig h b y te 0f h c1l _ x reserve d dig co ntrol l er numerat o r z-1 coeffici ent lo w b y te 10h c1h_ x reserve d dig co ntrol l er numerat o r z-1 coeffici ent hig h b y te 11h c2l _ x reserve d dig co ntrol l er numerat o r z-2 coeffici ent lo w b y te 12h c2h_ x reserve d dig co ntrol l er numerat o r z-2 coeffici ent hig h b y te 13h c3l _ x reserve d dig co ntrol l er numerat o r z-3 coeffici ent lo w b y te 14h c3h_ x reserve d dig co ntrol l er numerat o r z-3 coeffici ent hig h b y te 1 5 h r e s e r v e d reserve d 1 6 h r e s e r v e d reserve d 1 7 h r e s e r v e d reserve d 1 8 h r e s e r v e d reserve d 1 9 h r e s e r v e d reserve d 1 a h r e s e r v e d r e s e r v e d 1 b h r e s e r v e d r e s e r v e d 1ch voml_x #) reserve d output voltag e margini ng l o w value 1 d h v o m h _ x # ) reserve d output voltag e margini ng h i g h valu e 1eh crc0 _ x #) crc0 _ x #) c y c lic re du nd anc y ch eck re gister 0 1f h crc1 _ x #) crc1 _ x #) c y c lic re du nd anc y ch eck re gister 1 ______ ____ ____ __ ______ ____ ____ __ ______ x denot es the p o l add ress [0..3 1] #) not do w n loade d to the pol duri ng prog ramming 9.1.4 monitoring data the dpm s can ret r ieve current, temp eratu r e, outp u t vo ltage, a nd statu s inf o rmatio n fro m each of t he pol converters and status information onl y from auxiliary devices. monitoring data is stored in ram and can be acce ssed via the i 2 c bus. monitori ng re gisters a r e re ad only. the monitori ng data consi s ts of 5 bytes for each pol converter and auxiliary device as shown in table 3. when the statu s m onitorin g is e nable d , the s t regi ste r s g e t contin uou sly updated. whe n the p a r ametri c m o n i toring i s enabl ed, the voh, vol, io, and tmp r egiste r s g e t continuo usly u pdated. rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 11 of 32
zm 7300g series digital power m a nager preliminary data sheet table 3 : mo nit o ring da ta re gist ers pol con v erter a u xiliary de v i ce reg i ster conte n t reg i ster conte n t st status registe r st status registe r voh output voltag e high b y te reserve d vol output voltag e lo w b y t e reserve d i o o u t p u t current r e s e r v e d t m p t e m p e r a t u r e reserve d 9.1.5 user m e mor y this no n-vola tile memory block is re se rved for use r s? notes an d no t related to other fun c tion s in the dpm. it can be u s ed to save user-spe cific info rmati on such as manuf a c turi n g data an d l o catio n , se ria l numbe r, ap plicatio n cod e , configu r ation file version, wa rrant y or re pair inf o rm atio n, etc. a total of 1 024 byte s o r gani zed in 4 page s i s provide d . th e user m e mo ry ca n be acce ssed via th e gu i syste m co nfiguration wi ndo w shown in fi gu re 9 o r dire ctly via the i 2 c bu s u s i ng spe c ific co mmand s. co ntent of the u s er memo ry can be save d i n to the config uration file by clicki n g ok in the user m e mo ry wind ow sho w n in figure 6. figure 6. user memor y w i ndo w 9.2 auxiliary devices the z m 7300 dpm includes all necessary circuitry t o control and moni tor four auxiliary devi ces. virtually any device whi c h has an on/ off input an d a mo nitorin g output ca n be a n auxili ary device. typical exa m ples of auxiliary device s incl ude a nalog pol co nverters, line a r re gul ato r s, and fans. auxiliary devices are co ntrol l ed an d monitored via the grap hica l use r interfa c e. the dpm t r e a ts auxiliary devices as z-on e? po l co nverte rs: each auxilia ry device ha s an add re ss and i s assign ed to o ne of the g r o ups as sh own in figu re 9 (dev ice s at a d d re sses 04 a nd 05 ). tu rn-on an d off del ays can be prog ram m ed, and f a ults can b e prop agate d from po l co nverters to t he devi c e s . auxiliary de vices are controlled th rough stand ard gro up turn-on and off co mmand s a n d are fully syn c hroni zed wit h turn -on/off timing of pol co nverte rs. rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 12 of 32
zm 7300g series digital power m a nager preliminary data sheet four en able outputs en0 ? en3 co ntro l the auxiliary devi ce s. fo ur m onitori ng input s pg0 ? pg3 rea d status o f the auxiliary devices. th e en able outp u ts a nd m onit o ring inp u ts a r e p a ired tog e ther and pe rmanently a s si gned to spe c ific pi ns of the dpm as sh own in figure 7. figure 7. a u x ili ar y de v i ce t y pe w i ndo w turn -on and t u rn -off delays can be p r o g rammed fo r e a ch auxilia ry device as sh own in fi gure 8. timing of turn-on and turn-off events can be syn c h r oni zed b e twe e n auxilia ry device s and pol co nvert e rs by pro g ramming approp riate d e lays for spe c ific types of device s . figure 8. seq u e ncin g track ing w i ndo w rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 13 of 32
zm 7300g series digital power m a nager preliminary data sheet 9.3 dpm functi ons 9.3.1 pol progra mming pol p r og ram m ing i s th e p r ocess of d o w nlo ading th e content of pol setup re gisters sto r ed in dpm? s n o n-volatile memory via the sd bu s to the pol co nverters. programmin g of pol co nverters i s pe rf orme d upo n power-up, o r whe n the pr o g ram config ? button is p r esse d in the gui syst em co nfigu r a t ion wind ow s hown in fig u re 9, or whe n the spe c if ic co mmand i s se nt dire ctly via the i 2 c bus. figure 9. s y st e m co nfi gura t io n w i nd o w the p r og ram m ing is pe rfo r med i n seve ral ste p s. o n ce th e suppl y voltage on the vdd pin s of the dpm excee d s the uvlo protection thre shold, the dp m will start copyi ng setup regi sters from its no n-vol a tile memory into ram and exe c ute the cycli c red unda ncy che ck (crc) to ensure inte gri t y of the prog rammin g dat a. when the voltage on the ibvs pin exceeds t he ibv undervol tage protection threshol d, the dpm w ill download pol set up registers to the re spe c tive pol conve r ter via the s d line. every data tran sfe r is protecte d by par ity ch e ck and foll owed by the pol ackno w l edgem ent an d read d a ta back procedu re. if both a c kno w led gem ent and re ad back op eratio ns ar e rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 14 of 32
zm 7300g series digital power m a nager preliminary data sheet successful, the pol- specifi c bit in the p o l program m ing status r egisters will be set. t he dpm considers the pol conve r ter to b e prog ram m e d , and co ntin ues p r og ram m ing the next pol conve r ter. upo n comple tion of the progra mming, t he dpm will turn -on th e pol converte rs, if the auto turn -o n is e nable d i n the pol group configurat ion window shown in figure 10 . otherwi s e, the user w ill need to se nd the t u rn-on comm and via the i 2 c bus. figure 10. p o l grou p c o n f igur ation w i nd o w total system prog ram m ing time can be determi ned from the followi ng equ ation: ad ad pol pol init progr t n t n t t + + = rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 15 of 32
zm 7300g series digital power m a nager preliminary data sheet whe r e: t progr - time interval from the in sta n t when the dpm su pply voltage exce eds dpm?s uvlo thre shol d until the dpm issu es the turn-o n comm and. if the auto po wer-up is e n abled, an d the turn-on del ay is set to ze ro, the output voltages start ra m p ing up at the end of t prog r interval t init - dpm initializa t ion interval a fter the dpm su p p ly voltage excee d s th e uvlo threshold. t init =11.5m s. t pol - time req u ire d for pro g ra m m ing and ve ri fying of one pol co nverte r. t pol =26.5ms. t ad - time req u ire d for pro g ra m m ing and ve ri fying of one auxiliary device. t ad = 7 .5ms . n pol - numb er of pol co nverte rs in the syste m . n ad - number of auxiliary devices in the sy stem. the p r o g ra m m ing d a ta (dpm and p o l setu p regi sters an d the use r m e mo ry) can be prel oade d into dpms by powe r-o ne o r the dpms can be pro g ra mmed by the user via the gui, i 2 c bus, or jtag pro g rammi ng int e rface. the dpm s ca n be pro g ram m ed eithe r be fore or afte r installatio n on a host boa rd. to modify pol co nverte r settings, the use r ca n direct ly acce ss the regi sters of a pol con v erter via the i 2 c bus, bypassin g dpm?s pol set up regi sters. the i 2 c comm and s a r e tra n sl ated by the dp m and co nverted i n t o approp riate sd com m and s to read / write from / into the regi sters o f a pol converter. writin g into these re gister s is limited by the hardware (l ck _n) an d/or softwa r e write p r ote c t i ons. sin c e pol co nvert e rs do n o t h a ve non - volatile mem o ry, data writt en dire ctly into pol co nverter regi sters will be lo st when the inp u t voltage is re moved. 9.4 monitoring 9.4.1 pol monitor i ng z-on e? po l conve r ters contin uou sly monitor thei r own p e rfo r m ance pa rame ters su ch a s output voltag e, output curre n t, and t e mpe r ature. the m onitore d pa ramete rs are st o r ed lo cally in th e p o l conve r ters an d u pdate d every 1ms. if monit o ring feature is enabled, the dpm will be continuous l y copying status and pa rametric data from pol conve r ters int o dpm?s mo n i toring data re gisters. the mo nitori ng is enabl e d by ch eckin g the ap pro p r iate re trieve monitori ng b i ts in the g u i grou p confi guratio n wind ow sho w n in figu re 1 0 o r di re ctly via the i 2 c b u s by spe c ifi c comm and s. upd a te fre quen cy of th e dpm? s monitori ng da ta is also p r o g ramm able a nd ca n be set at 1 or 2hz. if the status monitori ng i s enabl ed, the stat us of ea ch protectio n (overcurrent, overvoltage, etc.) i s b e ing repo rted . if the param etric m onitori ng is e nabl e d , then re al-t ime value s o f voltage, cu rre nt, and te mperature are being repo rted. status an d p a ram e tric mo nitoring data of a si ngle p o l c onve r ter and g r o u p s o f pol converters ca n b e e x amin e d in the g u i ibs monitori ng wind ow sh o w n in figu re 11 o r di rectly via the i 2 c bu s u s ing spe c ific comma nd s. status data for ea ch gro up of po l converte rs is p r e s ente d in t he statu s informatio n block i n the l e ft top corn er of the wind ow. parametri c data for individu al pol co nverte rs i s sh own in voltage [v], curre n t [a], a nd temp [t] scree n s. dpms al so m onitor an d re port program ming statu s o f each pol converte r and results of crc ope ration s. 9.4.2 monitoring o f auxiliar y devices the dpm ca n read statu s information of the auxiliary device s via the pg0? pg3 input s. the pg0? pg3 are digital 3.3v compliant inp u t s with intern al pull-u p re si stors. logi c high inp u t on a pgx pin should co rre spond to norm a l operation of an auxiliary device. status monit o ring d a ta of auxiliary devices i s store d in the dpm and displa yed in the ibs monitoring windo w sho w n in fig u re 11. rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 16 of 32
zm 7300g series digital power m a nager preliminary data sheet figure 11. ibs monit o rin g w i n d o w 9.4.3 run time counte r the dpm al so monitors th e duration of time that it has bee n in ope ration. the 4 bytes run ti me co unter i s activ e whe never the dpm is powered u p . the count rate i s 1 seco nd. the co unter i s loaded into ram upon p o we r-up and the ne w cou n t state is p e rio d ical ly saved to t he no n-volati le memo ry. conte n ts of the counte r can be examined in the gui ibs monitoring windo w sh own in fi gure 11 or di re ctly via the i 2 c bus usin g spe c if i c comm and s. rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 17 of 32
zm 7300g series digital power m a nager preliminary data sheet 9.4.4 ibv monitori ng the dpm continuously m onitors the int e rmediate bus voltage via the ibvs inpu t and the built-in 10-bit adc. th e digital rep r e s entation of the bus voltag e is stored in ram and re ported in the ibs monitoring win dow shown in figure 11. in additio n , the dpm cont inuou sly com pare s the val ue of ibv to the unde rvoltage and ove r voltage thre shol d s prog ram m ed in the gui interme d iate bu s co nf iguration win d o w shown in figu re 12. figure 12. in ter m edia te b u s c o nfig urati on w i n d o w the thre sh old s have a sym m etric, fixed si ze hysteresi s as sho w n in figure 1 3 figure 13: u n d e r v o l ta ge (ib l ) a nd o v er v o l t ag e (ibh) pr otec tio n s h y stere s is when the ibv decreases below the ibl threshol d minus the hy steresi s , the dp m will pull ok lines l o w turning off all pol con v erters. th e pol conv er ters will e x ecute regul ar turn-off ra mping thei r output voltag es d o wn according to the turn -off delay and falli ng sle w rate setting s. in addition, the dpm will cle a r all bits i n the pol programmin g status regi sters an d save the content of the run ti me counte r i n to the n on-v o latile mem o ry. the ibv low bit in the ibs monitoring wind o w will chan ge to r ed. wh e n the ibv recovers above t he ibl thre sh old plu s the hyste r e s i s , the dpm will first p r og ra m all pol co nverters and t hen tu rn th e m on, if the a u to tu rn-on i s e nable d in the pol group configurat ion wi ndow shown in fi gure 10. ot herwise, the user will need to send the turn-on comm and via the i 2 c bus. when the ibv exceeds the ib h threshold plus the hyster esi s , the dpm will pull ok lin es l o w turning off all pol conve r ters. the po l con v erters will e x ecute reg u la r turn-off ram p ing thei r o u tput voltage s down a c cordi ng to the rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 18 of 32
zm 7300g series digital power m a nager preliminary data sheet turn-off delay and falling slew rate setti ngs. in addition, the dpm will save th e contents of the run time counter into the non -volatile mem o ry. if the ib v doe s n o t d e crea se belo w the ibh th resh old mi nu s the hy stere s i s within the next 50m s , the dpm will pull low the fe_en output and cl ear all bits in the p o l program mi ng status registers. the ibv high bit in the ibs monitorin g wind ow will cha nge to re d. if the ibv still doe s n o t cha nge, in 5 0 ms th e dpm will pull the cb pin hi gh for 1m s to trigge r an opti onal cro w ba r prote c tion. one se cond after the ibv decrea s e s b e l ow the ibh t h re s hol d min u s the hy steresi s , the dp m will pull th e fe_en high and program all pol conv erters. upon completion of the progra mming process, the dpm will turn on the pol co nverte rs, if the auto turn -on i s e nable d in t he pol gro up configuration wind ow sho w n in figure 10 . the propa gat ion delay bet wee n the ibv incre a si ng/ decrea s in g a bove/belo w correspon ding threshold s a nd the dpm pullin g down ok line s and trig ge ri ng the tu rn -of f proce s s is a pproxim ately 1ms. 9.4.4.1 voltage refe rence for t he purpo se s of ibv m onitorin g th e use r ca n sele ct ei the r th e dpm?s inte rn al voltage referen c e o r an externa l 2.5v voltage referen c e. the sele ction i s made by cli cki ng an ap propriate radio butt on in the dpm type selectio n wind ow sho w n in figure 14 . figure 14. dpm t y pe sel ecti on w i ndo w the dpm?s in ternal 2.56v voltage refer ence g uarant ees 10% ove r all a c cu ra cy of the ibv p r otection thre shold s . if the accu ra cy is sufficient, the user d o e s not n eed to make any chang es to th e schem atic sho w n i n fig u re 3. if highe r a c cura cy of the ibv monitori ng is desi r ed, the n a 2.5v extern al referen c e can be a dde d as sho w n in figur e 15. th e g u i autom atically ch ange s value s of th e ibl an d i b h threshold s whe n the referen c e sel e ction i s cha nge d. rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 19 of 32
zm 7300g series digital power m a nager preliminary data sheet figure 15. ext e rnal volt age r e f e rence c o n n ect ions u1 a nd r1 a r e ad ditional comp one nts. u1 is an i ndu stry stan dard 2.5v voltage refe ren c e su ch a s tl431 o r simila r. c1 is an existing compon ent bu t its value ch ange s de pen ding on th e type of voltage referen c e. commo n voltage refe re nce p a rt num bers and valu es of asso ciat ed com pon en ts are sho w n in table 4 table 4. co mp onen t valu es f o r externa l ref e rence u1 part numb er t l 4 3 1 z r 4 3 1 manufactur e r t i z e t e x accurac y , % 0.5, 1, 2 0.5, 1, 2 r1, ohms 100- 620 510- 200 0 c1, nf greater than 1 0 less than 1 accu ra cy of t he p r ote c tion threshold s i n the case of e x ternal refere nce is det e r m i ned by th e sum of a c cura cy of the voltage refe rence, accu ra cy of the 10 k/47 k re si stive divider sho w n in fig u re 15, and co nversi on e r ro r of the internal a dc spe c ified in 7. 2. 9.5 pol group management pol co nverte rs a nd auxilia ry devices ca n be a rra nge d in up to fou r group s. a group of pol conve r ters is define d as a number of pol converters with i n terconnected ok pins. auxiliary devi ces are added t o a group in t he gui , without any e x ternal con n e c tion s. a g r o up can incl ud e fr om 1 to 3 2 pol co nverters, b u t a p o l conve r ter can be a membe r of o n ly one grou p. in addition, the ok lines c an b e co nne cted to th e dpm to facilitate prop ag ation of faults and e r rors bet wee n group s. o ne dpm can manage u p to four inde pend ent gro u p s: a, b, c, and d, depe nding o n model of the dpm. group management includes fault and error propagation, marg i n i ng, turn-on and turn -off, monitori ng setup, and interrupt co nfiguratio n. 9.5.1 fault and er ror propaga tion z-serie s pol converte rs p r otect o u tput s by trigge rin g ei ther a fa ult or an erro r depe ndin g on the seve ri ty of the probl em (see pol conve r ter datasheet s). fault propag at ion be tween pol converte rs b e l ongin g to the same grou p is a progra mmabl e function of pol co nverte rs. the dpm allows p r op agating faults and errors b e twee n grou ps of p o l conve r ters a nd, in ca se of an e r ror, to a dc/ dc fro n t-en d and an opti onal crowba r. the prop agatio n d e lay for fault/error p r op aga tions is le ss than 10 s. rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 20 of 32
zm 7300g series digital power m a nager preliminary data sheet rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 21 of 32 t o e n a b l e f a u l t a n d e r r o r p r o p a g a t i o n , t h e r e s p e c t i v e b i t s n e e d s t o b e c h e c k e d i n t h e g u i f a u l t a n d e r r o r propa gation wind ow sho w n in figu re 1 6 . note that c r o s s p r o p a g a t i o n o f f a u l t s / e r r o r s ( m e a n s f a u l t i n g r o u p x p r o p a g a t e s t o y a n d v i c e v e r s a ) s h o u l d b e a v o i d e d . figure 16. fa ult and error pro p a gati on w i n d o w t h e f a u l t p r o p a g a t i o n f r o m p o l c o n v e r t e r s t o t h e a u x i l i a r y d e v i c e s c a n b e d i s a b l e d b y c h e c k i n g t h e b i t i n t h e auxiliary devi ce fault ma n ageme n t w i n d o w a s s h o w n i n f i g u r e 1 7 . i t i s n o t p o s s i b l e t o p r o p a g a t e a f a u l t f r o m a n a u x i l i a r y d e v i c e t o p o l c o n v e r t e r s . figure 17. a u xi liar y de v i ce fau l t mana gem e nt w i ndo w w h e n p r o p a g a t i o n i s e n a b l e d , t h e f a u l t y p o l c o n v e r t e r p u l l s i t s o k p i n l o w . a l o w o k l i n e i n i t i a t e s t u r n - o f f o f other po l co nverters in th e g r o u p a n d s i g n a l s t h e d p m t o p u l l o t h e r o k l i n e s l o w t o i n i t i a t e t u r n - o f f o f o t h e r p o l c o n v e r t e r s a s p r o g r a m m e d .
zm7300g series digital power manager preliminary data sheet rev. 2.2 oct 23, 2006 www.power-one.com page 22 of 32 table 5. fault and error propagation scenarios protection triggered propagation between pols propagation to auxiliary devices in the same group as the faulty pol propagation to auxiliary devices in other groups propagation between groups of pols faulty pol pols in the same group as the faulty pol auxiliary devices in the same group as the faulty pol pols in other groups auxiliary devices in other groups uvp or otp enabled disabled any disabled regular turn-off regular turn- off continue operating continue operating continue operating uvp or otp enabled enabled any disabled regular turn-off regular turn- off turn-off with turn-off delay continue operating continue operating uvp or otp enabled enabled disabled enabled regular turn-off regular turn- off turn-off with turn-off delay regular turn-off continue operating uvp or otp enabled enabled enabled enabled regular turn-off regular turn- off turn-off with turn-off delay regular turn-off turn-off with turn-off delay tracking or ocp enab led disab d d turn-off le any disable fast regular turn- off continue operating continue operating continue operating tracking or ocp enab led enabled d turn-off any disable fast regular turn- off turn-off with turn-off delay continue operating continue operating tracking or ocp enab led enabled d led turn-off disable enab fast regular turn- off turn-off with turn-off delay regular turn-off continue operating tracking or ocp enab led enabled led led turn-off enab enab fast regular turn- off turn-off with turn-off delay regular turn-off turn-off with turn-off delay ovp or phase voltage enab led disab d d le any disable fast turn-off, low side fet is on fast turn-off continue operating continue operating continue operating ovp or phase voltage enab led enabled d any disable fast turn-off, low side fet is on fast turn-off turn-off without turn-off delay continue operating continue operating ovp or phase voltage enab led enabled d led disable enab fast turn-off, low side fet is on fast turn-off turn-off without turn-off delay regular turn-off continue operating ovp or phase voltage enab led enabled led led enab enab fast turn-off, low side fet is on fast turn-off turn-off without turn-off delay regular turn-off turn-off with turn-off delay
zm 7300g series digital power m a nager preliminary data sheet the regul ar t u rn -off of a p o l conve r ter mean s that t he outp u t vol t age is ra mpi ng do wn a c cordin g to its turn -off delay an d fall ing slew rat e setting s. if a pol co nve r ter tri gge rs an un de rvoltage o r overte mperature fa ult, it will initiate the regular turn-off. in the c a s e of an overc u rrent or trac k i ng fault, th e pol c onverter initiates the fas t turn- off by openi n g both high and lo w sid e switch es i n stantaneo usly. if either ou tput overvolt age or pha se voltage errors a r e trig gere d , the fa ulty pol con v erter initiate s the fa st turn -off and tu rns on its lo w si d e switch. in addition, whe n an error is p r op ag ated, the dp m can g ene rate co mm an ds to turn of f a front end (a dc-dc converte r gene rating th e interme d iat e bus voltag e ) and trig ger an optio n a l crowba r prote c tion to accel e rate remova l of the interme d iate bus voltag e (ibv). once the fault has recovered i n the fa ulty pol converter, the ot her p o l conv erters will turn on in a controlled manne r a c cording to their turn -on d e lay and ri sing sle w rate setting s. 9.5.2 margining margi n ing ca n be execute d se pa rately for ea ch gro up by clickin g an app rop r iate ra dio b u tton in the g u i ibs monitori ng wi ndo w sho w n in figure 11 or directly via the i 2 c bus by the margi n ing comman d . all pol c onverte rs in a gro up a r e margi ned i n the sa me d i rectio n (u p o r do wn) by the perce ntage prog ramm ed individually for ea ch pol co nverte r. 9.5.3 turn-on an d turn-o ff automatic tu rn?on upo n a pplication of t he in put voltage i s e nabl ed by che c ki ng the auto turn -o n bit i n the gui grou p config uration win d o w sho w n in f i gure 10. tu rn- on a nd turn-off of vario u s g r ou ps du ring the ope ration i s controlled fro m the gui ibs monitoring wind ow o r directly via the i 2 c bus by sp ecific comm a nds. 9.5.4 interrup t co nfigura t ions the dpm ha s four interrupt inputs that can be prog ra mmed to: ? inhibit the op eration of on e or seve ral g r oup s of pol conve r ters when pull ed lo w or ? act as a grou p rep r og ram m ing trig ge r. the two fun c tions a r e mut ually exclu s ive ? an interrupt can b e ei ther prog ram m ed a s an inhibit or a s a grou p rep r og ram m i ng trig ger. the i n terrupt s a r e prog ra mmed i n the gui inte rru pt config ur atio n win d o w sho w n i n fi gure 18 o r dire ctly via the i 2 c bus by spe c ifi c comman d s. in figure 1 8 the interru pt 0 is p r og ram m ed a s the in hibit for grou p a and the i n terrupt 2 is pro g ram m ed as the g r oup c rep r og rammin g trigg e r. 9.5.4.1 group inhibit an interru pt input ca n be p r og ramm ed to act as a n inhibit on a sin g le or multipl e grou ps of pol co nverte rs. whe n the inte rru pt i nput i s p u lled low, the dp m will pull th e ap pr o p ri ate ok lin es lo w. the affe cte d pol conve r ters will execute reg u l a r turn-off ra mping thei r o u tput voltage s do wn acco rding to the tu rn-off delay a nd falling sle w rate settings. once the i n terrupt is rele ased, the pol converters will automatica lly turn-on according to their turn-on delay and ri si ng sle w rate s settings. the inhibit fu nction can b e used fo r a variety of applications, such as ? hardware-b a s ed control of group s of pol co nverte rs and auxilia ry device s ? delaye d turn -on at power-up (autom atic turn-on is enabl ed but the interrupt s are h e ld lo w durin g power-up. note that pol conve r ters ca n be pro g ram m ed even wh en an interru p t is held lo w.) rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 23 of 32
zm 7300g series digital power m a nager preliminary data sheet the interru p t inputs sho u ld be co ntrolle d with ope n co llect or device s . the p r op a gati on del ay betwe en the external device pulli n g the interru pt input low and the dpm pulling do wn ok lines an d triggeri ng the turn -off proce s s is approximatel y 10s. figure 18. in ter r upt c o n f ig urati on w i n d o w 9.5.4.2 group repr ogramming trigger an interrupt that is p r o g rammed as a gro up rep r o g rammi ng tri gger al ways acts only o n one gro up of po l conve r ters. i n terrupt 0 a c ts o n g r ou p a, interru pt 1 ac t s o n g r o up b a nd so on. t he assi gnment i s fix ed a n d can not be ch ange d by the use r . whe n the int e rrupt i s p u lled lo w, the dpm will p r o g ram the gro up of po l converte rs. upon com p leti on of th e prog ram m ing , the dpm wil l turn-on the pol co nvert e rs, if the aut o turn-o n is enabl ed. wh en the inte rru pt inpu t is released, t he dpm will pull the appropr iate ok li ne low. the pol convert e rs in the group will execute regular turn-off ramp ing their o u tput voltages down acco rdi ng to the turn-off delay a nd falling sl e w rate settin g s. in addition, the dpm will cl ea r all bits in the pol prog ra mming status registe r s. the g r ou p re prog ram m ing trigge r i s mo stly used to sup port hot swap of bo ard s a nd d aug hter ca rds that do n o t have a dpm i n stalle d on th em as sho w n in figure 1 9 . rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 24 of 32
zm 7300g series digital power m a nager preliminary data sheet figure 19: i n t0 con f igur ed as grou p a r e pro g ram m in g trig g e r in this config uration the in terru pt 0 (int0_n) is con f i gured a s th e grou p a re prog ram m ing trigger. the dpm is installe d on a mother b o a r d or a backpl ane. a daug hter card with a gro up of p o l converte rs is b e ing i n serted i n the sy stem d u ring no rmal operation. at first, the long pin s carrying po wer an d th e ok_a li ne sign al ma ke conta c t. then the sh ort pi ns carrying the sd a nd inte rrupt sign al s ma ke co ntact. o n ce the interrupt se nses l o w i npu t voltage, it will comma nd the dpm to prog ram all pol co nv ert e rs i n the group a. upo n com p letion of the program m ing, the dpm will turn-on the pol co nverters, if the auto turn-on is enabled. whe n the da ughter card i s b e ing re mo ved, the inte rrupt in put i s relea s e d a s soo n a s th e sho r t pin s break th e contact. the dpm will immediately pul l the ok_a line low tu rning off all pol converters in the group a accordi ng to the turn-off delay and fal ling sle w rate setting s. 9.6 controls 9.6.1 acf ail_ n a nd res_n the a c fail_n and res_n are active l o w digital inputs. wh en one of the inputs is pu lled low, the dpm will pull all ok lines low turning off all the pol co nverters and t he auxiliary devices in all groups. the po l convert e rs will execute reg u l a r turn-off ra mping thei r o u tput voltage s do wn acco rding to the tu rn-off delay a nd falling sle w rate settings. in addition, the dp m will clear all bits i n the pol program m ing status regi sters and save the contents of the run tim e counte r i n to the non -vol atile mem o ry . th e ac_f ail in o r re s_n i n bit i n the ibs m o nitoring wind ow will cha nge to re d. when the input i s rele as e d , the dp m will fi rst progra m all po l converte rs and th en turn the m on, if the auto t u rn -on is en abled. othe rwise, the u s e r will nee d to sen d the tu rn -on co mman d via th e i 2 c bus. the acfail_n i s typical l y conn ecte d to an ac-dc fr o n t end. whe neve r the ac volt age di sa ppe ars, th e acfail_n si gnal will b e set low. if there is no b a ttery bac kup, it usually me an s the dc o u tp ut will disapp ear afte r 20ms. if the turn-off delay s a nd falli ng sle w rates of each pol co nverter are set to the val u es su ch that all pol conve r ters wil l have fully tu rned off withi n the h o ld tim e of the a c -dc fro n t en d, then output vo ltage tra c king duri n g turn-off is gua rantee d. rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 25 of 32
zm 7300g series digital power m a nager preliminary data sheet the res_ n i nput ha s the same fu nctio nality as the acfa il_n i n put and can be co nne cted to a simple t u rn o n /off swit ch or to a sen s or that shuts the ent ire system d o wn whe n it is activated. the acfail _n and res_n input s sh ould be cont rolled with open coll ecto r devices. the pro pag ation dela y betwe en th e external devi c e pulling the input l o w an d the dpm p u lling d o wn ok line s a n d trigge rin g th e turn -off pro c e ss i s ap proximately 1 m s. 9.6.2 front end e n able the fe _en pin i s d edi cat ed to the co n t rol of a dc-dc front en d. th e f r ont end i s typi ca lly use d to co nvert the 48v into the i n termediate bus voltage (i bv). if the dpm is powered from an auxiliary so urce, not from the ibv, it can control the dc-dc fro n t end. whe n fe_e n i s inte rn ally pulle d u p to 3.3v, the f r o n t end i s ena bled. the fe _en output can p r ovide u p to 5ma of cu rrent. when th e fe _en g o e s lo w, t he f r ont end is di sa bled. the f r o n t en d can be en a b led and di sa bled via the gui ibs monitori ng wi ndo w or di re ctly via the i2c bus u s ing sp ecific comm a nds. the fe_e n p i n sh ould not be directly co nne cted to th e enabl e pin of the dc-dc front en d. typically, the enable pin is refe re n c ed to the primary sid e of the front end t hat is iso l ated from th e low voltage second ary side. in addition, th e enable pin can b e p u lled up inte rnally to a vo lta g e p o tentially da maging to th e dpm fe_e n o u tput. the b e st met hod i s to inte rface the dp m with th e f r ont end th ro u gh a n o p toco upler a s sho w n i n fig u re 20. t h is config uratio n provide s inte rface for n egat ive logic front ends. en ab le - v in r fe _ e n gnd q fr ont e n d dpm r 3.3k figure 20. in ter f ace be t w een dpm and d c -d c fron t end 9.6.3 cro w b a r whe n the crowb a r p r ote c tion is en abl ed, the cb p i n is in ternall y pulled up t o 3.3v for 1 m s. it is ca pable of sup p lying 5m a to turn on a cro w ba r ci rcuit. 9.6.4 hres_ n the hres_n is an activ e low digital input. when it is pulled l o w, the dpm will perform full hardware reset inclu d ing p r o c e s sor, mem o ry, and com m unication in terface. th e pol co nverters a nd a u xiliary devices will b e turned off althoug h sequ e n cin g an d tra cki ng d u rin g t he turn-off a r e not g uarant eed. comm unication with a h o st pro c e s sor or gui (if e s ta blish ed) will be lo st. wh en the i nput is relea s e d , the dpm will first p r og ram all po l conve r ters an d then turn th em on, if the auto turn -on is enabl ed. rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 26 of 32
zm 7300g series digital power m a nager preliminary data sheet the hres_ n sho u ld n o t b e used d u ri n g no rmal syst em op eratio n . it is intend ed to be an emergen cy reset a nd sho u ld only b e use d as su ch. 9.7 communication interfaces 9.7.1 i 2 c in t e r f ac e the z m 730 0 seri es dpm s have the ind u s try standa rd i2c inte rface fully meeting the re qui rem ents of the i2 c -b u s specification versi on 2. 1 from phili ps semi co n ducto rs . t he i2c inte rface i s working i n the following config uratio n s : ? stand ard (10 0 kb s) a nd fast (400kbs) dat a transf e r rates ? 7-bit add re ssi ng: 4 msbs fixed, 3 lsbs prog ram m abl e by a d dr[2 :0]. the ad dress p r efix of the zm 730 0 is 0x50. this allows en cod i ng dpm ad dresse s 0x 50, 0x52, ?, 0x5e (bit0 is the read/ write bit) the dpm al ways act s as th e i2c slave while the ho st pro c e s sor always ac ts as the i2c mas t er. refer to the ?dpm programmin g manual ? for the detaile d d e sc riptio n of the i2c comm unication s. 9.7.1.1 wa tchdo g timer in ord e r to p r event occa si onal h angi ng of the i 2 c bu s, a watch d o g timer i s sta r ted when eve r an i 2 c co m m and i s initiated. if the command i s not executed before th e watchdog tim e s out, the dp m will assume that the i 2 c b u s is in an e r ror condition (e.g. the scl or sda line s a r e pulle d lo w contin uou sly) and it will re set the i 2 c b u s. th e watchdo g timeout is 10 00 ms. since th e watchdo g functio n is not a part of the standa rd i 2 c specifications, it can be disabled b y the user. 9.7.2 jtag inter f a ce t h e z m 7 3 00 s e r i es d p ms fe a t ur e the j t ag in te r f a c e th a t ca n b e us ed for p r og ra mming th e d p m w i th us er - spe c ific confi guratio n setti ngs. jtag b ound ary- scan capa bilities a r e not current ly suppo rted. jtag -prog r a mmable dpm s have uni qu e 5-digit ide n tifiers liste d in table 6. table 6. jt a g program mabl e dpm part nu mb ers bas e po w e r n u mb er 5- d i g i t id en tifier z m 7 3 0 4 g 6 5 5 0 5 z m 7 3 0 8 g 6 5 5 0 6 z m 7 3 1 6 g 6 5 5 0 7 z m 7 3 3 2 g 6 5 5 0 8 only the dp m part numb e rs li sted in the tabl e can be pro g ramm ed via the jt ag interface. in ord e r to progra m a dp m via the jt ag interfa c e, the se ri al v e ctor fo rmat (svf) file n eed s to b e g enerated. click ge nerate svf button in the system configu r ati on win d o w sh own in fi gure 9. it will ope n the svf generato r wind ow sho w n in figure 21 . rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 27 of 32
zm 7300g series digital power m a nager preliminary data sheet figure 21. svf file g e nera tor w i ndo w this wind ow allows spe c ifying the locat i on of the target dpm in th e jtag chai n and setting d e lays to ge ne rate the approp riate serial ve ctor f o rmat file. the resulting file is used to p r og ram the dpms thro ugh the jtag inte rface. refer to ?p ro grammi ng z m 7300 dpms via jtag interface? appli c ation note for more detail s . 9.7.2.1 jtag instru ctions zm7300 series dpm s support onl y bypass and idco de instructions defi ned by ieee 1149.1. sample/preload and extest ins t ruc t ions are not c u rre n tly sup port ed. sum m a ry of th e sup porte d instructions is shown in table 7. table 7. jt a g i n struc t io ns ins t ruc t i o n o p c o d e re gis t e r func tio n b y p a s s 1 1 1 1 b y p a s s places the 1- bi t b y p a ss regist er bet w e en the t d i and t d o pins, w h ich all o w s th e bst data to pass s y nchr on ousl y thro ug h the dpm to other dev ices i n the jt ag chain idcode 000 1 jt ag id selects the id regist er a nd pl aces it bet w e e n the t d i and t d o not e : the instructio n regi ster i s 4-bit wid e 9.7.2.2 identifica tio n regis t er format a nd contents of the jtag identific ation regi st er are sh own in table 8. table 8. jt a g i d regis t er msb lsb bit 31 28 27 12 11 1 0 de sc ription versio n p a r t n u m b e r m anufactur e r?s identit y 1 conte n ts 000 0 1 0 0 10 101 00 00 001 0 000 00 011 11 1 1 rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 28 of 32
zm 7300g series digital power m a nager preliminary data sheet 10 pinout table pin name pin no . pin t y p e bu ffer t y p e pin descrip tio n no tes vdd 6, 25, 42, 57, 60 supply - - - p o s i t i v e supply vss 8, 9, 26 38, 43, 58 supp l y - - - g r o u n d s d 5 6 i / o s t / o c sy n c - d a t a l i n e oka okb okc okd 11 13 20 53 i / o s t / o c o k l i n e s f e _ e n 1 7 o c m o s f r o n t - e n d ena b l e c b 2 3 o c m o s cro w b a r t r i g g e r s d a 3 0 i / o s t / o c i 2 c interface s c l 2 7 i / o s t / o c i 2 c interface addr0 addr1 addr2 47 46 45 i s t p u i 2 c interface a ddress in0_n in1_n in2_n in3_n 41 40 37 36 i s t p u i n t e r r u p t s tc k tm s td o td i 31 32 33 34 jt a g i n t e r f a c e leav e op en, if jt ag interface is n o t utilize d en0 en1 en2 en3 5 7 55 50 o c m o s auxili ar y dev i c e enab l e s pg0 pg1 pg2 pg3 54 52 51 49 i st pu auxiliar y dev i c e po w e r good res_n 18 i st pu s y stem soft reset acf a i l _ n 1 6 i st p u ac-f a i l t r igger lck_ n 61 i st pu w r ite protect lock h r e s _ n 4 i st p u c o l d r e s e t i b v s 4 8 i a intermedi ate bus voltag e sense aref 4 4 - a anal o g ref e re n c e ir 63 internal reset connect to vss via 10k nc 1, 2, 3, 10, 12, 14, 15, 19, 21, 22, 24, 28, 29, 35, 39, 59, 62, 64 - - no co nnect leav e floati ng legend: i=input, o=outpu t, i/o=input/outp u t, p=po w e r, s t =schmitt-tri gger, ocpu=op en collector w i th pull-up , cmos=cmos o u tput st age, stpu=schmitt-tr igger w i th pull-up , a=analog rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 29 of 32
zm 7300g series digital power m a nager preliminary data sheet 11 pins description acf ail_ n, ac fail inpu t (pin 16) : sc hmitt-trigger input with internal p u ll-up re sisto r (active lo w). pulling lo w t he inp u t indi cate s to the dpm that a n ac -d c fr on t- e n d ha s los t th e ma ins an d th a t a system shut down sh ould i mmediately b e initiated. ad d r [0 :2 ], i 2 c addr ess inputs (pins 47, 46, 45 ): inputs with internal p u ll-up re sisto r . the 3 bit encode d address d e termin es the dpm comm uni cati on add re ss fo r the i 2 c interface. aref, anal og re fer e n ce (pin 4 4 ) : an an alog referen c e whi c h i s u s ed i n ternally. a 10 nf capa cito r sho u ld be conne cted a s close as p o ssible to the package bet ween aref and vss. c b , cr o w ba r o u t p ut ( p in 2 3 ) : a cmos output whi c h i s use d to tri gge r a cro w ba r (scr) in ca se of overvoltage o n the interme d iate voltage bus. en[0:3], en able outpu t s fo r auxiliar y de v i ces (pins 5, 7, 55, 50): cmos o u tp uts to control auxiliary devi ces like linear regulators, analog p o ls, fans or other device s . . fe_en, fro n t-end ena b le (pin 17): a cmos output which is u s e d to turn-on/off the dc/dc conve r ter g e n e rating the ib v. hres_ n, h a rd w a r e re set (pin 4 ) : input with internal pull - u p re sisto r . when p u lled l o w a cold sta r t of the digita l powe r ma nage r is i n itiated. thi s function shou ld not be use d to initiate n o rmal sy stem shut-do w n o r turn-on. ibvs, inter m ediate vol t age bu s se nse (pin 48 ): analog i nput to an i n tern al adc circui t to mea s ure the interme d i a te bus volt age. th e ful l scale rang e of the input i s 2.56v and the ibv shou ld be scale d down by a factor of 5.7 for pro p e r re porting of the ibv with the z-one? gui. int[0 : 3 ] , interrupts (pin s 41, 40, 37, 36): fo ur active low in puts with inte rnal pull - up s. each of the inputs can b e configu r ed for two fun c tions: fi rst, the interrupt inp u t acts on the ok line(s) to sto p momenta r ily the op eratio n of g r ou p of pol s an d auxiliary devices, second the interrupt can be used as a h o t swa p trigge r. in this functio n the interrupt input trig gers the p r og ram m ing of a g r oup. wh en relea s e d , p o ls are a ssumed to be disco nne cte d from the dp m. ir, internal reset (pin 63): connec t t o vss via a 10kohm resi stor. lck_n, me mor y lock (pin 61): active low input with internal pull-up. when lck_n is pulled low, all memory within the dpm is wr ite - protecte d. the writ e prote c tion ca nnot be di sab l ed by softwa r e. oka, okb, okc, okd, group o k signals (pins 11, 13, 20, 53): an ope n drain inp u t/output with internal pull-u p re sisto r . pulling lo w the ok input will indicate to the dpm a fault in a group, the dpm ca n also p u ll an o k line low to disa ble a gro up. pg[0 :3], p o w e r good (pins 54, 52, 51, 49): inpu t with intern al pull-u p re sist or. the pin is used to rea d the status of an auxiliary device. res_n, ac tiv e lo w r e s e t in/ou t (pin 18 ): inpu t with internal pull-u p re si stor. whe n pul led low a soft reset of th e syste m (se quen ce d turned off of a ll pols and auxiliary devices) i s init iated. when relea s e d the wh ole syst em is re pro g ramm ed an d started if ne cessary. sd, sy nc data line (pin 56): an op en drain i nput / output with in ternal p u ll-u p resi stor. co mmuni cation line to distri b u te a maste r clo ck to all converte rs a n d at the s a me time to c o mmunic ate with all pols . jtag inter f a ce (pins 34, 33, 32, 31): c o nn ec t to a jtag ieee-1149.1-compliant program m er sup portin g svf files or lea v e open, if not used. vdd, positi v e supply ( p ins 6, 25, 42, 57, 60): supply voltage. at le ast 4x100 nf deco upling cap a cito rs sh ould be conn ected bet wee n vdd an d vss pins . all vdd pins mus t be connec ted. vss, ground (pins 8, 9, 26, 38, 43, 58): g r ou nd. de cou p ling cap a cito rs n eed to be con n e c ted a s c l os e as poss i ble to the pins . all vss pins mus t be c o nn ec te d . nc, no conn ect (pin 1, 2, 3, 10, 12, 14 , 15, 19, 21, 22, 24, 28, 2 9 , 35, 39, 59, 62, 64): all nc pin s mu st remai n floatin g. rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 30 of 32
zm 7300g series digital power m a nager preliminary data sheet 12 mechanical draw ings figure 22. zm 7 300 mecha n ical dra w ing ? to p vie w figure 23. zm 7 300 ter m inals m m i n c h m i n n o m m a x m i n n o m m a x a - 0 . 8 5 0 . 9 0 - 0 . 0 3 3 0 . 0 3 5 j 0 . 0 0 . 0 1 0 . 0 5 0 . 0 0 2 a1 0.20 ref 0.008 ref d/e 9.00 bsc 0.354 bsc d1/e1 8.75 bsc 0.344 bsc d2/e2 6 . 9 5 7 . 1 0 7 . 2 5 0 . 2 7 4 0 . 2 7 9 0 . 2 8 5 n 64 p 0 . 2 4 0 . 4 2 0 . 6 0 0 . 0 0 9 0 . 0 1 6 0 . 0 2 4 e 0.5 bsc 0.02 bsc l 0 . 3 0 0 . 4 0 0 . 5 0 0 . 0 1 2 0 . 0 1 6 0 . 0 2 0 b 0 . 1 8 0 . 2 3 0 . 3 0 0 . 0 0 7 0 . 0 0 9 0 . 0 1 2 notes 1. dimensioning & tolerances conform to asme- y 14.5m. - 1994. 2. dimension b applies to plat ed terminal and is measured bet w een 0.2 0 an d 0.25mm fro m t e rminal tip. 3. the pin #1 identifier must be existed on the top su rface of the package b y using indentation mark or other feature of package bod y . rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 31 of 32
zm 7300g series digital power m a nager preliminary data sheet figure 24. zm 7 300 mecha n ical dra w ing ? to p vie w 1. nuclear an d medical appli c ations - po wer- one p r oducts are not designed , intended for us e in, or autho rized for use as critical components in lif e support s y stem s, equipment used in hazardous e n vi ronments, or nuclear control sy st ems w i thout t he exp r ess w r itte n consent of the re specti ve divisional president of p o wer- one, inc. 2. techni cal re visions - the a ppearance of pro ducts, including safet y ag enc y cert ifications pictured on labels, ma y change depe ndin g on the date manuf a c tured. specifications are subject to change w i thou t notice. i 2 c is a tradema r k of philips corporation. rev. 2.2 oct 2 3 , 2006 w w w .po w er-one.com page 32 of 32


▲Up To Search▲   

 
Price & Availability of ZM738G-65506A-B2

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X